


• D7SP Series 7.0*5.0 LV_PECL OSC



FEATURES


- 7.0*5.0*1.8mm package
- Tri-State function available
- Low Jitter and Noise
- PECL output
- Ideal for Fiber-optic communication applications, FTTH and SONET/SDH applications, Sever, FCHBA, Fibre Channel, Gigabit Ethernet, and Serial ATA

Electrical Specifications


Parameter	Condition	D7SP
Frequency Range	F0	25~156.25MHz
Output Specification		LV-PECL
Frequency Stability*	All Condition	$\pm 25\text{ppm}$, $\pm 50\text{ppm}$, $\pm 100\text{ppm}$
Operating Temperature Range	T _{OPR}	-20°C~+70°C (-40°C~+85°C option)
Storage Temperature Range	T _{STG}	-55°C~+125°C
Power supply Voltage	V _{DD}	3.3V+/-5% 2.5V+/-5%
Supply Current	I _{DD}	90mA Max
Output Symmetry	Sym	At 1/2 V _{pp} 40/60%(45/55% Option)
Rise time	T _r	20%V _{pp} ~80%V _{pp} 1nS Max
Fall Time	T _f	80%V _{pp} ~20%V _{pp} 1nS Max
Output Voltage	V _{OH} V _{OL}	V _{DD} -1.025V Min. V _{DD} -1.62V Max.
Output Load		50 Ω to V _{DD} -2.0V
Integrated phase jitter (RMS)	Integrated 12KHz to 20MHz	1pS Max
Start Time	T _s	10mS Max
Aging(First Year)	25°C $\pm$ 3°C	$\pm 2\text{ppm}$ Max
Pin 1, tri-state function		Pin 1=H or open....Output active at pin 4,5 Pin 1=L....high impedance at pin 4,5
Packing Unit		1000pcs/reel

*Include: 25°C tolerance, operating temperature range, input voltage change, aging, load change, shock and vibration


Mechanical Dimensions(mm)



Test Circuit



Output Waveform



**Note: 0.01uF bypass capacitor should be placed between V_{DD}(Pin6) and GND(Pin3) to Minimize power supply line noise